Fig. (4)
Internal architecture of N-bit Sequential Multiplier.